The purpose of the EXPRESS (Expedite
INTRODUCTION
Under a joint research and development project, NASA, Boeing, and Teledyne Brown Engineering initiated the EXPRESS rack project at Marshall Space Flight Center in early 1994. The pathfinder MSL-1 (Micro-gravity Science Laboratory 1) rack flew on Shuttle Columbia flights STS-83 and STS-94 in 1997. A primary goal of STS-94 was to evaluate facilities associated with the MSL-1 payload. The mission served to bridge the gap between relatively short duration work done on Shuttle Spacelab flights, and the long duration research to be performed on ISS. MSL-1 was activated 14 hours into flight and ran until the fifteenth day of the mission"'.
MSL-1 utilized the real-time VxWorks' operating system hosted in the multiprocessor RIC environment. The RIC contained a set of Boeingdeveloped, low-level RS232, RS422, 1553B. Ethernet driver, and executive modules that interface to payloads in MSL-1. Launch schedule and cost requirements were significant drivers in the design of this system.
As a result of successful experiments on STS-94, NASA determined that EXPRESS was capable of adequately supporting on-orbit sub-rack payload operations. The HRF, EXPRESS, EXPRESS M I S , WORF, and HHR racks were designed and developed under the auspices of the Marshall Space Flight Center and built by The Boeing Company in Huntsville, Alabama. Two HRF racks, eight EXPRESS racks, one WORF rack, and two HHR racks are being built for use on the International Space Station. For actual ISS design, Boeing selected similar RS422 and 1553B devices, thus enabling reuse of existing software from the MSL-1 program to the fullest extent possible. Maximizing software reuse was, and continues to be, a major focus of all ISS Payload racks development activity as a mean of ensuring cost-effective, reliable payload software architectures.
HRF RACK
HRF was the first science research rack on ISS designed and built at Marshall Space Flight Center. It provided an on-orbit laboratory enabling life science researchers to study and evaluate the physiological, behavioral, and chemical changes in human beings induced by long-duration space flight12'. With the ability to accommodate up to 16 payloads per flight, scientific research performed with the HRF will provide critical data relevant to long term adaptation in micro-gravity environments.
As part of ISS Mission 5A. 1, the HRF rack was launched on board Space Shuttle flight STS-102. The HRF rack is shown in Figure 1 . 
EXPRESS RACKS
EXPRESS and EXPRESS ARIS are additional variations of science research racks designed for ISS utilization. EXPRESS is a standardized payload rack system designed to transport, store, and support onboard experiments. The EXPRESS system supports science payloads in several disciplines, including biology, chemistry, physics, ecology and medicine"].
Even in the quiescent and virtually gravity-free environment of ISS, a minute vibrations or disturbances can perturb (and render useless) sensitive scientific experiments. EXPRESS ARIS acts as a shock absorber between delicate experiments and these disturbances, ensuring that outside influences do not adversely affect costly research results.
EXPRESS accommodates eight mid-deck locker payloads and two standard drawer interface rack payloads. EXPRESS and EXPRESS ARIS were launched on Expedition Two, ISS Mission 6A, STS-101. The EXPRESS rack is shown in Figure 2 . 
WORF RACK
WOW provides capability for advanced earth observation payloads on the International Space Station, and structural accommodations for earthviewing cameras and sensors. The window in the US Lab is the largest and highest optical-quality window ever flown in space. The WORF rack will launch on STS-114, and subsequently be installed in the US Destiny Laboratory Module at the nadir-pointing research window. WORF is shown in Figure 3 . controller for each science research rack, providing command and data control between sub-rack payloads, rack subsystems, and the ISS Command and Data Handling (C&DH) System. Three hardware and four software configurations exist for the RIC, with a typical configuration consisting of six VME cards, including: Center. The HHR is a host system accommodates the ISS Biological Research Project sub-rack payloads for the study of biological specimens in a low acceleration environment. These specimens include rodent, plant, insect, aquatic, egg, cell, and tissue cultures. The HHR will be launched on ISS Mission UF1, and is shown in Figure 4 .
RACK INTERFACE CONTROLLER
The HRF, EXPRESS, WOW, and H H R racks utilize common subsystems for power and commanddata handling capability. The RIC serves as the master The Biological Rack Interface Controller (BRIC) is an embedded computer used in the HHR rack, and represents the second generation of RIC. This configuration adds two VDCC (video digitizationcompression card) to accommodate state-of-the-art MPEG-2 (Moving Pictures Expert Group) and P E G (Joint Photographic Expert Group) video compression. Figure 5 depicts the internal BRIC inpudoutput interface. Figure 6 is a fully populated BRIC with VME cards installed in a conduction cooled chassis enclosure.
The third generation RIC is the Centrifuge Rack Interface Controller (CRIC), and includes the Analog Devices "Digital Signal Processor to Video Digitization-Compression'' card for audio compression. CRIC is an embedded computer used in the NASDA Centrifuge project.
RIC SOFTWARE ARCHITECTURE
The RIC CSCI consists of four TLCSCs (Top-Level Computer Software Components): 0 Main Controller Card TLCSC 0 Serial Card TLCSC SeriaY1553 Card TLCSC 0 High Rate Link Card TLCSC CSCI architecture is based on utilization of the Wind River Systems VxWorks@ operating system, a COTS (Commercial Off-The Shelf), real-time operating system widely used in space-based applications including the Mars Pathfinder and NASA Deep Space One. VME card communications are implemented using VxWorks@ shared memory options, VxWorks/MP@, and direct memory access for data transfer across the VME bus.
The proven real-time capabilities of VxWorks" provide a cost-effective design approach for RIC software development, and flexibility for future hardware enhancements. Inherent capabilities of the VxWorks@ operating system include message queues, real-time multitask scheduling, socket utilization, semaphores for interrupt service routines, and task synchronization modules, thus eliminating the need for customized low-level operating system design.
VxWorks" is hosted on the Main Controller card, Serial card, SeriaY1553 card, and High Rate Link card. CVIT and Video Multiplexer cards do not contain RIC or kernel operating system software. The High Rate Link card video mux manager software controls the CVIT and Video Multiplexer cards through VME back-plane address and data lines. Figure 8 depicts the firmwardsoftware layers on a typical RIC card.
The BRIC CSCI is a superset of RIC which adds the Video Digitization-Compression Card TLCSC for JPEGMPEG video compression. Figure 7 depicts the BRIC CSCI decomposition and notates the common design elements across the different racks discussed herein.
The RIC CSCI serves as the bridge between ISS and the sub-rack payloads. It provides the command and control interface to the ISS C&DH system through the Payload Executive Processor MDM (MultiplexerDe-Multiplexer) via 1553 bus, collects science payload telemetry from RS422 or Ethernet interfaces, and downlinks via the selected telemetry path on low, medium, or high rate telemetry links. Additionally, RIC collects payload RS170 differential video and distributes to on-board laptop computers, and/or the video downlink system.
The BRIC system can digitize and compress payload video to MPEG-2 transport stream format or P E G SPIFF (Still Picture Interchange File Format) format for real-time downlink (or for storage on the BEMU for later downlink). The RIC and BRIC CSCIs also interface to various sub-system components within HRF, EXPRESS, WORF, and HHR racks, including PEHB, SSPCM, and the ARIS controller via rackinternal 1553 bus, providing data and power service to sub-rack payloads installed within the science research racks. Figure 9 illustrates the overall interface between ISS, rack avionics components, and sub-rack payloads.
Boeing utilizes a modified traditional waterfall model (illustrated in Figure 10 ) in developing the RIC software. This model assures the software product meet system software requirements early in the development and allowing for iterative software coding and/or prototyping for checkout of concepts used for requirements and design. HRF was the first completed rack, thus the CSCs and low-level drivers developed during this activity became the basis for software reuse in subsequent rack development efforts. In keeping with the theme of software reuse, BRIC was developed based on EXPRESS-RIC software and reuse of low level driver, message processor, telemetry processor, executive, and rack configuration manager modules to the maximum extent. The BRIC CSCI (a superset of RIC) implements enhanced end-user requirements for expanded capabilities, primarily in support of interface to the BSSPCM (Biological Research Project Solid State Power Controller Module for keep-alive, primary, and backup power requirements), BEMU for science telemetry storage requirements to accommodate Loss of Signal intervals, and video compression. Finally, CRIC software is approximately 98% identical to BRIC, with added capability for audio and video route-only functions on the video compression cards.
RIC SOFTWARE LESSONS LEARNED

HRLC ASIC Anomaly:
Boeing engineers identified anomalous behavior during the initial phases of HRF rack software integration on the HRLC (High Rate Link Card). The anomaly appeared during data transfer between RIC cards over the VME backplane. Investigation revealed that the HRLC ASIC (Application Specific Integrated Circuit), when operated on the VME bus in a slot other than the VME bus master, would lock up and begin writing to addresses over the bus.
The VxWorks/MP" option allows a group of cards to allocate and share common memory areas. Shared memory constructs may be accessed by any of the cards, but the VxWorks/MP@ option ensures that only one card can access a construct at any given time. By default, the VxWorks/MP@ option ensures shared memory resides on the Processor 0 card. It further guarantees memory integrity through the use of atomic operations or read-modify-write (RMW) cycles. An atomic operation locks out all other access until complete. RMW operations are performed when operating on any multiprocessorsafe constructs, such as shared message queues, shared semaphores, shared mutexes, or shared memory. For the Processor 0 card, the CPU performs atomic operations over the local bus. For other cards, the atomic operations occur over the VME backplane.
for long periods of time, typically during block transfers or repeated bus access by a VME board with higher bus priority. The ASIC entered a state in which it continually stepped through Processor 0 memory, writing to locations over the VME bus. This effectively locks the card and erases memory on Processor 0, resulting in a non-recoverable state.
Based on an analysis of technical robustness, cost, and schedule impact, Boeing determined that a software workaround to the ASIC anomaly was the preferred solution. The approach utilizes shared memory constructs when the system is in a known quiescent state, and a combination of VME bus interrupts to allow inter-processor communication. For example, if the card generates shared memory accesses that will not time out, the operation will succeed. When used in this manner, the only realistic time for shared memory operations is during software initialization. The following is a brief overview of the event sequences and the basic structure of a typical VME block transfer between the HRLC and SeriaY1553 cards is illustrated in Figure 11 .
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The sequence of events for a Block Transfer request from the HRLC to the S1553C is as follows:
HRLC retrieves the address of the managed data block that was allocated for use HRLC retrieves the pointer to the allocated area from the block structure HRLC transfers the notification message into the data block HRLC transfers the message data into the data block HRLC fills the send field in the event field for its entry on the destination card HRLC generates a S1553C-unique VME interrupt, and awaits a SemTake for the S1553C to acknowledge receipt of the transfer The ASIC anomaly appeared when a RMW cycle timed-out over the VME backplane. This occurred when the board was denied access to the VME bus Figure 11 : Typical DMA block transfer design between HRLC and S1553C cards 6.1 S1553C walks through the handshake table and finds the HRLC SND event set (it knows where the HRLC placed the NM and data from the S1553C handshake table) 6.2 S1553C generates a msgQSend to the proper message queue, which awakens the task for processing of the data If successful, S1553C allocates a new block for HRLC and puts its address into the S1553C Handshake Table. If successful, the S1553C writes acknowledge OK to its location on the HRLC. Otherwise, it writes an acknowledge ERROR to its location on the HRLC. S1553C generates an HRLC-unique VME interrupt to HRLC. 8.1 HRLC searches through its handshake table and finds the S1553C ACK field set 8.2 HRLC ISR releases the Send-DMA task with a SemGive HRLC knows of the success or failure of the transmission and may act accordingly (This can be designed to have an interface similar to VxWorks@, where the caller could choose to WAIT-FOREVER, specify a number of retry attempts, or simply return ERROR if the transmission fails)
